Regviz

Freescale Semiconductor /MKW40Z4 /RSIM /CONTROL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CONTROL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Freescale Semiconductor/MKW40Z4/RSIM/CONTROL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (BLE_RF_OSC_REQ_EN)BLE_RF_OSC_REQ_EN 0 (BLE_RF_OSC_REQ_STAT)BLE_RF_OSC_REQ_STAT 0 (BLE_RF_OSC_REQ_INT_EN)BLE_RF_OSC_REQ_INT_EN 0 (BLE_RF_OSC_REQ_INT)BLE_RF_OSC_REQ_INT 0 (0000)RF_OSC_EN 0 (GASKET_BYPASS_OVRD_EN)GASKET_BYPASS_OVRD_EN 0 (GASKET_BYPASS_OVRD)GASKET_BYPASS_OVRD 0 (RF_OSC_BYPASS_EN)RF_OSC_BYPASS_EN 0 (BLE_ACTIVE_PORT_1_SEL)BLE_ACTIVE_PORT_1_SEL 0 (BLE_ACTIVE_PORT_2_SEL)BLE_ACTIVE_PORT_2_SEL 0 (BLE_DEEP_SLEEP_EXIT)BLE_DEEP_SLEEP_EXIT 0 (STOP_ACK_OVRD_EN)STOP_ACK_OVRD_EN 0 (STOP_ACK_OVRD)STOP_ACK_OVRD 0 (RF_OSC_READY)RF_OSC_READY 0 (RF_OSC_READY_OVRD_EN)RF_OSC_READY_OVRD_EN 0 (RF_OSC_READY_OVRD)RF_OSC_READY_OVRD 0 (BLOCK_RADIO_RESETS)BLOCK_RADIO_RESETS 0 (BLOCK_RADIO_OUTPUTS)BLOCK_RADIO_OUTPUTS 0 (RADIO_RESET)RADIO_RESET

RF_OSC_EN=0000

Description

RSIM Control

Fields

BLE_RF_OSC_REQ_EN

BLE Ref Osc (Sysclk) Request Enable
BLE_RF_OSC_REQ_STAT

BLE Ref Osc (Sysclk) Request Status
BLE_RF_OSC_REQ_INT_EN

BLE Ref Osc (Sysclk) Request Interrupt Enable
BLE_RF_OSC_REQ_INT

BLE Ref Osc (Sysclk) Request Interrupt Flag
RF_OSC_EN

RF Ref Osc Enable [3:0]

0 (0000): RF Ref Osc will be controlled by the SoC or the BLE link layer

1 (0001): RF Ref Osc on in Run/Wait

3 (0011): RF Ref Osc on in Stop

7 (0111): RF Ref Osc on in VLPR/VLPW

15 (1111): RF Ref Osc on in VLPS
GASKET_BYPASS_OVRD_EN

Gasket Bypass Override Enable
GASKET_BYPASS_OVRD

Gasket Bypass Override
RF_OSC_BYPASS_EN

RF Ref Osc Bypass Enable
BLE_ACTIVE_PORT_1_SEL

BLE Active port 1 select
BLE_ACTIVE_PORT_2_SEL

BLE Active port 2 select
BLE_DEEP_SLEEP_EXIT

BLE Deep Sleep Exit
STOP_ACK_OVRD_EN

Stop Acknowledge Override Enable
STOP_ACK_OVRD

Stop Acknowledge Override
RF_OSC_READY

RF Ref Osc Ready
RF_OSC_READY_OVRD_EN

RF Ref Osc Ready Override Enable
RF_OSC_READY_OVRD

RF Ref Osc Ready Override
BLOCK_RADIO_RESETS

Block Radio Resets
BLOCK_RADIO_OUTPUTS

Block Radio Outputs
RADIO_RESET

Software Reset for the Radio

Links

()

Register License

Redistribution and use in source and binary forms, with or without modification,\nare permitted provided that the following conditions are met:\n o Redistributions of source code must retain the above copyright notice, this list\n of conditions and the following disclaimer.\n o Redistributions in binary form must reproduce the above copyright notice, this\n list of conditions and the following disclaimer in the documentation and/or\n other materials provided with the distribution.\n o Neither the name of Freescale Semiconductor, Inc. nor the names of its\n contributors may be used to endorse or promote products derived from this\n software without specific prior written permission.\n THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS “AS IS” AND\n ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED\n WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE\n DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR\n ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES\n (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;\n LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON\n ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\n (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS\n SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data